**FIG. 1.**

PRIOR ART




FIG. 2.




FIG. 3A.




FIG. 3B.

A cross-sectional diagram of a CMOS inverter. The structure is built on a P SUBSTRATE. An N - WELL is formed in the center. On the left, a P+ region is connected to VBB. On the right, an N+ region is connected to VDD. In the center, a P+ region is connected to input 37 and output 38. An N+ region is connected to input 38 and output 37. The gates of the PMOS and NMOS transistors are connected to each other and to input 37.

FIG. 5.




FIG. 6A.
PRIOR ART




FIG. 6B.









FIG. 7.

**FIG. 8.****FIG. 9A.****FIG. 9B.****FIG. 9C.****FIG. 9D.**